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Abstract—A new start-up circuit configuration, with minimal standby 
power dissipation, is proposed for CMOS self-biased current generators. 
Using standard 0.13µm CMOS technology, simulation results show that 
for a supply voltage range 1.8V to 2.5V, and a temperature range −40ºC 
to +85ºC, the circuit standby power dissipation is less than 20nW. 
 
Key Words—CMOS Start-up circuit, Current- generator, Self-biased 
CMOS current generator. 
I. INTRODUCTION 
HE self-biased current generator (SBCG) is a circuit 
scheme widely used for the generation of DC currents that 
are rail-voltage insensitive and , in some cases, PTAT 
(Proportional to Absolute Temperature) [1]. However, the 
SBCG is inherently bi-stable in nature and requires a start-up 
circuit to guarantee operation in the desired stable mode. 
Requirements that may be considered essential in a start-up 
design are that it operates from the same rail voltage as the 
SBCG, is isolated electrically from the SBCG when the latter 
is operating correctly and dissipates minimum standby power, 
certainly significantly less than that of the SBCG itself. 
Additional desirable requirements are the use of few 
components, preferably MOSFETS only, and simplicity in 
circuit design. These two sets of requirements constitute a 
useful list for a critical comparison of the performance of 
existing and proposed start-up schemes. A number of such 
circuits have been described in text books [2],[3] and in the 
patent literature (see, e.g., [4],[5]). That appearing [3] to 
satisfy all of the requirements of the list suggested above is 
discussed initially here. However, the analysis in Section II 
and simulated performance presented in Section IV below 
show it to be inferior with respect to  standby power to that of 
a proposed circuit.  
In the analysis, the MOSFET symbols and parameters have 
their usual meanings: thus, e.g, |VTP| is the magnitude 
threshold voltage of a P-channel device. Additionally for 
convenience in future discussion, nodal voltages, with respect 
to earth, are also used: thus the DC and time-dependent 
voltages at node 4 are, respectively, V4 and v4.  
II. THE COMPARISON CIRCUIT ANALYZED 
In Fig.1 the circuit configuration within the dashed contour 
 
 
is the start-up circuit [3] to which the proposed circuit is going 
to be compared. The rest of the circuit comprises an existing 
type of SBCG producing a rail-voltage-insensitive reference 
current Io=V4/R. The available output currents are I3 and I6. 
Ideally I3=I6=Io but channel length modulation in T3 and T6 
causes each of I3 and I6 to be somewhat greater than Io. 
Briefly, the operation is as follows: if the SBCG does not 
operate as intended when V1(=VDD) is applied then V4=0, so 
T7 is off, and T8 is on because (VDD − |VTP|) > 0. The gate of 
T9 is pulled towards V1, consequently T9 switches on and its 




Fig.1 An existing SBCG, with the start-up circuit shown within the dashed 
contour. 
 
 Then V4 = IoR > VTN, so T7 switches on and V5 falls 
below VTN, thereby cutting off T9 and isolating the start-up 
circuit from the SBCG. When the SBCG is on and operating 
correctly the following circuit equations hold. 
V1 ≥ (V3 − VTN) + VSG5                  
(1)  
T8 is on if, 
V1 − V4 − |VTP| > 0                      
(2) 
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Substituting for V1 from (1) into (2), 
V1 −V4 −|VTP| ≥ V3 − VTN + VSG5 − V4 − |VTP|               
(3) 
But, (V3 − V4) = VGS2 so (3) can be rewritten, 
V1 − V4 − |VTP| ≥ [(VGS2 −VTN) + (VSG5 − |VTP|)]        
(4) 
The right hand side of (4) is greater than zero because, if T2 
and T5 are both on then (VGS2−VTN)>0 and (VSG5−|VTP|)>0. 
The conclusion is that V1 cannot be low enough for T8 to be 
off when SBCG is operating correctly. Assuming T8 operates 
in strong inversion its drain current is given by, 
I8 = (µpCoxW8/2L)[V1−V4−|VTP|]
2                       
(5) 
To sink this current, T7 must operate in the triode region with 
V5<<VTN if T9 is to be cut off with minimal sub-threshold 
drain current , I9. As pointed out in [2] this means W7>>W8. 
The standby power dissipation is PD=(I8+I9)VD≈I8VDD, as 
I8>>I9 because T8 is on and T9 is off. The non-negligible 
magnitude of PD makes this start-up circuit unattractive for 
use in those systems where power dissipation is required to be 
minimal. 
III. THE  PROPOSED CIRCUIT 
Fig. 2 shows the proposed circuit. In this case, time 
dependent variables refer to the waveforms describing the 
switching process in Section IV. Comparison with the 
configuration of Fig.1, to which it is similar, reveals one 
apparently small change in that the gate of T8 is not connected 
to that of T7 but is connected, instead, to the rail voltage, VDD. 
 
 
Fig.2 As in Fig.1 the proposed start-up circuit is shown within the dashed 
contour. 
 
However, the change is not trivial but fundamental, because 
the design and operation are different. First, T8 and T7 always 
operate with sub-threshold drain leakage currents; second, as 
will be seen, a required condition is that W8>>W7 whereas it 
is W7>>W8 for the circuit of Fig.1. It is known [6] that, for a 
given drain voltage, the sub-threshold drain leakage current of 
a MOSFET is proportional to the ratio µCoxW/L. Thus the 
drain leakage current of T8 exceeds that of T7 if , for the case 
Lp=Ln, (µCox)p WP >>(µCox)n WN. Now, for short channel 
lengths [7], (µCox)p ≈ (µCox)n/4 so we require W8>>4W7. 
Using an engineering design factor of 10 to replace the ‘much 
greater’ sign the inequality can be met by having W8 ≥ 40W7. 
The significance of this choice is clear from Fig.3. Curves A 
and B refer respectively, to the DC characteristics of T8 and 
T7 as a function of V5. To cater for the general case the ID 
axis is not dimensioned. The choice W8 >> W7 ensures that 
curve A lies well above curve B up to the intersection point at 
V5=VX and that VX is significantly greater than the gate 
source voltage (VTN) at which T9 starts conducting. After V1 
is applied, the drain voltage of T7 rises towards the DC 
equilibrium point VX. However, T9 switches on when its gate 
voltage reaches VTN and activates the SBCG. As in the case of 
Fig.1 the gate voltage of T1, now at V4=IoR, switches on T7, 
causing T9 to cut off and isolate the start-up circuit from the 
SBCG. The standby power dissipation of the start-up circuit is 
now minimal because only sub-threshold drain current leakage 
currents flow in T7,T8 and T9.  
 
Fig.3 Curves A and B refer, respectively, to the DC characteristics of T8 
and T7 in Fig.2. 
IV. RESULTS AND DISCUSSION 
TABLE I 
POWER DISSIPATION (PD) DATA FOR FIGS.1,2 
  VDD (V) 




-40 375µW 1056µW 
+27 303 µW 951µW 




-40 48.24pW 96.15pW 
+27 1.33nW 2.51nW 
+85 9.08nW 16.50nW 
PD(current 
generator) 
-40 360.23µW 550.16µW 
+27 369.16 µW 560.44 µW 
 3 
Figs. 1,2 +85 378.05µW 572.62µW 
 
The circuits of Fig.1 and Fig. 2 were simulated using 
CADENCE PSpice Level 7 parameters.  
 
Fig.4 Current waveforms for Fig.2: T=27ºC. 
 
   
Fig.5 Further current waveforms for Fig.2: T=27ºC. 
 
 
Fig.6 Voltage waveforms for Fig.2: T=27ºC. 
 
VDD was chosen to be 1.8V and Io to be 100µA for which 
R=4.8kΩ, corresponding to V4=0.48V. For all the MOSFETs 
L=0.13µm; for both circuits W1=W2=W4=W5=W6=5µm and 
W9=1µm; for Fig.1, W7=40µm and W8=1µm, whereas for 
Fig.2, W7=1µm and W8=40µm. The choice W=40µm satisfies 
the suggested design choice mentioned in Section III. DC tests 
were made to determine VX in Fig.3 and the start-up power 
dissipation, PD(su) and the SBCG power dissipation, PD(cg) 
for the circuits of Fig.1 and Fig.2 for the temperature range 
+85ºC≥T≥−40ºC: T=27ºC is taken to represent room 
temperature. It was established that Vx>1.4V for VDD=1.8V 
and Vx>1.77V for VDD=2.5V. Power dissipation data is 
presented in Table 1. The case VDD=2.5V was simulated to 
show the increase in PD(su) for Fig.1 compared with that of 
Fig.2 when VDD was increased. The comparative constancy of 
Io with variation VDD and T, a characteristic of the SBCG for 
the case of a temperature-independent R (assumed here) 
accounts for the PD(cg) figures shown. 
 It is clear that PD(su) is significantly lower for the proposed 
circuit than that of Fig.1 for VDD=1.8V. The start-up circuit of 
Fig.1 is obviously inappropriate because its power dissipation 
is comparable with that of the SBCG at VDD=1.8V and 
exceeds it for VDD=2.5V. The operation of the proposed start-
up circuit in Fig.2 is clarified by cross-referencing the drain 
current waveforms of Fig.4,5 with the voltage waveforms of 
Fig.6. To obtain these waveforms the power supply rail (v1)  
was applied in the form of a continuous train of trapezoidal 
voltage pulses with base level zero, amplitude VDD, voltage- 
level transition times tt, and a pulse duration td ( >> tt). As tt is 
not known to the designer beforehand, four widely spaced 
values of tt were used in simulation tests: 20ns, 20µs (that 
shown), 2ms and 2s. Following the application of v1 at t=0, v5 
rises as the current (i8-i7) charges up the capacitance 
associated with the gate of T9 and i9 rises from a sub-
threshold level, at about t=4µs when v5>VTN. Then i9 rises to 
a peak, the duration of which depends on the time taken for 
the SBCG, and hence T7 to switch on. The switch-on process 
involves a regenerative feedback action that causes a jump in 
 4 
i1 and is responsible for the fast trailing edge of i9. Note that 
i2 leads i1; that is because T1 cannot switch on until the 
potential difference i2R exceeds VTN. The drain currents i7, i8, 
and i9 after t=12µs, appear to lie on the current axis because 
they are too small to register on the current scale used. When 
the SBCG is on, I1 is slightly different from I2(=Io), despite 
the fact that W4=W5, because their drain-source voltages are 
different. Tests for tt=20ns, tt=2ms and tt=2s produced 
waveforms similar in shape to those of Fig.4,5 and Fig.6 but 
with  different time scales. The energy consumed by the start-







×  is approximately 1nJ.  
V. CONCLUSIONS 
A list of requirements has been suggested for comparing the 
performance of existing and proposed start-up circuits for self-
biased current generators (SBCG). An important requirement 
of the list is minimum standby power because once the SBCG 
is on and operating correctly the start-up circuit performs no 
useful function. 
A new start-up configuration has been presented and shown 
to meet all the requirements of the list. The standby power 
dissipation, in the nW range, has been shown to be minimal 
and current and voltage waveforms have been obtained to 
illustrate circuit operation 
Although the design dealt with a particular SBCG and 
particular values of VDD and Io, the configuration can be 
considered universal in that it can be used , or adapted for use, 
with other types of SBCG (see e.g,[1]) and other value of Io 
and VDD provided the MOSFETs employed have the 
appropriate voltage ratings and associated channel lengths. 
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